UC Berkeley IEEE Public Spaces
TechOps
TechOps
  • Home
    • History
    • Members
    • Projects
      • IEEE Time
      • SIEEECURE
  • Getting Started Projects
    • Getting Started with TechOps Projects
      • GitHub Setup
      • Git Workflow
      • Git Practice Assignment
      • Hardware Projects Setup
    • Web Demo Project
      • Assignment 1: HTTP Requests
      • Assignment 2: MongoDB
        • MongoDB Setup
      • Assignment 3: Frontend
        • Going through the Files
        • Modifying your Frontend
      • Assignment 4: Starting with Full Stack
        • Part 1: Adding A Form
        • Part 2: Connecting to a Live Database
    • Beginner VLSI Design Project
      • Initial Exercise: ALU
Powered by GitBook
On this page
  1. Getting Started Projects

Beginner VLSI Design Project

PreviousPart 2: Connecting to a Live DatabaseNextInitial Exercise: ALU

Last updated 1 year ago

Starting in Spring 2024, TechOps has started the initiative to run technical projects covering aspects of VLSI Design. To get people started, we're introducing some beginner "Labs" for people to familiarize themselves with the technology.

Resources:

HDL Bits is your best resource for self-learning Verilog. It has modules, assignments, etc so you can practice and also build your mini-projects there

For people that already have a background on how RTL works, you can try writing some stuff up in here to simulate it. It's a more robust tool than the simple editor in HDLBits.

LogoHDLBits
HDL Bits: your primary resource for learning Verilog
LogoEDA Playground